International Journal of Innovative Research in Computer and Communication Engineering
ISSN Approved Journal | Impact factor: 8.771 | ESTD: 2013 | Follows UGC CARE Journal Norms and Guidelines
| Monthly, Peer-Reviewed, Refereed, Scholarly, Multidisciplinary and Open Access Journal | High Impact Factor 8.771 (Calculated by Google Scholar and Semantic Scholar | AI-Powered Research Tool | Indexing in all Major Database & Metadata, Citation Generator | Digital Object Identifier (DOI) |
| TITLE | Design and Verification of Asynchronous FIFO |
|---|---|
| ABSTRACT | With the rapid development of integrated circuits, asynchronous First Input First Output (FIFO) is often used to solve the problem of data transmission across the clock domain. This paper mainly studies the key problem of asynchronous FIFO design - the generation of empty - full signal. To solve this problem, it is necessary to realize the synchronization of signal across the clock domain and convert binary code into gray code to reduce the probability of metastable state. The null and full signals generated by the asynchronous FIFO designed in this paper are false null and false full, but this does not affect the function of the asynchronous FIFO, and will only lose part of the performance. Through Modelsim simulation verification, the designed asynchronous FIFO can realize first-in, first-out of data and correctly generate empty and full signal, which meets the design requirements. The research of this paper is helpful for further application of asynchronous FIFO in data transmission across clock domains |
| AUTHOR | K.LOKESH, K.RENUKA, K.SIRISHA, V.N.BHARGAVA KRISHNA, KARUNA GONE U.G. Student, Department of ECE, SVIET Engineering College, Nandamuru, Pedana, Andhra Pradesh, India Assistant Professor, Department of ECE, SVIET Engineering College, Nandamuru, Pedana, Andhra Pradesh, India |
| VOLUME | 182 |
| DOI | DOI: 10.15680/IJIRCCE. 2026.1403120 |
| pdf/120_Design and Verification of Asynchronous FIFO.pdf | |
| KEYWORDS | |
| References | [1] Wang GC, Ma YP, Lu HT, Chen XQ, Li P. Clock Domains Cross FIFO Interface Design of Multichannel Continuous DDR2 Read and Write. Applied Mechanics and Materials. 2014;556 562:1622-1626. [2] Yadlapati A, Kishore Kakarla H. Design and Verification of Asynchronous FIFO with Novel Architecture Using Verilog HDL. Journal of Engineering and Applied Sciences. 2019;14(1):159-163. [3] Van De Goor AJ, Zorian Y. Effective march algorithms for testing single-order addressed memories. Journal of Electronic Testing. 1994;5(4):337-345. [4] Kumar A, Shankar S, Sharma N. Verification of Asynchronous FIFO using System Verilog. International Journal of Computer Applications. 2014;86(11):16-20. [5] Liu BQ, Liu MZ, Yang G, Mao XB, Li HL. Research and Design of Asynchronous FIFO Based on FPGA. Applied Mechanics and Materials. 2014;644-650:3440-3444. [6] Konstantinou D, Psarras A, Nicopoulos C, Dimitrakopoulos G. The Mesochronous Dual-Clock FIFO Buffer. IEEE Transactions on Very Large-Scale Integration (VLSI) Systems. 2020;28(1):302-306. [7] Akhare* M, Narkhede N. Design and Verification of Generic FIFO using Layered Test bench and Assertion Technique. International Journal of Engineering and Advanced Technology. 2019;8(6):5254 5260. [8] Kim HK, Wang LT, Wu YL, Jone WB. Testing of Synchronizers in Asynchronous FIFO. Journal of Electronic Testing. 2013;29(1):49-72 [9] Cui ZJ, Hu LL. Design of SDH Positive/Zero/Negative Justification Circuits Based on FPGA. Advanced Materials Research. 2013; 748:874-878. [10] Abdel‐ hafeez S, Gordon‐ Ross A. Reconfigurable FIFO memory circuit for synchronous and asynchronous communication. International Journal of Circuit Theory and Applications. 2021;49(4):938 952. |
